loading...
Multiple Coupling Effects Oriented Path Delay Test Generation
April 27-May 01
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/VTS.2008.926th IEEE VLSI Test Symposium (vts 2008)
 This Article 
 
PDF
HTML
 
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
We propose a two-phase test generation method to generate patterns targeting maximal path delay caused by multiple crosstalk effects. A timing analysis method based on transition map is proposed to manage the timing information of aggressor lines and victim lines in the first phase, followed by an ordinary ATPG engine with a few alterations in the second phase. This two-phase method avoids complex timing processing in ATPG algorithm. Using transition map instead of timing window in timing analysis, our method can more efficiently calculate the accumulative crosstalk-induced delay and find the sub-paths which cause maximal coupling effects. We can trade off accuracy and efficiency by controlling the size of timescale used in transition map, which makes this approach highly scalable.
Index Terms:
crosstalk, delay test, path delay fault
Citation:
Minjin Zhang, Huawei Li, Xiaowei Li, "Multiple Coupling Effects Oriented Path Delay Test Generation," vts, pp.383-388, 26th IEEE VLSI Test Symposium (vts 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.